



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
10/828,298	04/21/2004		Sung-hee Hwang	1293.1216C	4380		
49455	7590	02/15/2006		EXAMINER			
		& BUI, LLP	TORRES, JOSEPH D				
1400 EYE S' SUITE 300	IREET, N	1W		ART UNIT	PAPER NUMBER		
WASHINGT	ON, DC	20005	2133				

DATE MAILED: 02/15/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

			Application No.		Applicant(s)				
Office Action Summary			10/828,298		HWANG ET AL.				
			Examiner		Art Unit				
			Joseph D. Torres		2133				
Period fo	The MAILING DATE of this commun or Reply	nication appe	ars on the cover sheet	t with the co	rrespondence ad	ldress			
WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD F CHEVER IS LONGER, FROM THE N nsions of time may be available under the provisions SIX (6) MONTHS from the mailing date of this common period for reply is specified above, the maximum some re to reply within the set or extended period for reply reply received by the Office later than three months and patent term adjustment. See 37 CFR 1.704(b).	MAILING DA's of 37 CFR 1.136 munication. tatutory period will, by statute, of	TE OF THIS COMMU i(a). In no event, however, may l apply and will expire SIX (6) N ause the application to become	INICATION. y a reply be time MONTHS from the ABANDONED	y filed ne mailing date of this co				
Status									
1)[∑]	Responsive to communication(s) file	ad on 10 Juli	v 2005						
			action is non-final.						
3)		•		sattere proc	ecution as to the	merite ic			
ٽ)رٽ ا	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.								
	order and order dance with the proof	ioc dilaci Ex	parte Quayre, 1999	J.D. 11, 400	0.0.210.				
Disposit	on of Claims								
4)⊠	Claim(s) 1-12 is/are pending in the	application.							
	4a) Of the above claim(s) is/are withdrawn from consideration.								
5)[Claim(s) is/are allowed.								
6)⊠	Claim(s) 1-12 is/are rejected.								
7)									
8)□	Claim(s) are subject to restrict	ction and/or	election requirement.						
Applicati	on Papers								
	The specification is objected to by the	e Evaminer							
•	The drawing(s) filed on <u>21 April 2004</u>			niected to by	the Evaminer				
בשוניםו									
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).								
11)[]	The oath or declaration is objected to								
		o by the Lxa	miller. Note the attack	ned Office A	Action of form P1	O-152.			
Priority (ınder 35 U.S.C. § 119								
_	Acknowledgment is made of a claim ☐ All b) ☐ Some * c) ☐ None of:			C. § 119(a)-	(d) or (f).				
	1. Certified copies of the priority documents have been received.								
	2. Certified copies of the priority								
	3. Copies of the certified copies			en received	l in this National	Stage			
	application from the Internation		• • • • • • • • • • • • • • • • • • • •						
* 5	See the attached detailed Office action	on for a list of	f the certified copies n	ot received					
Attachmen	• •								
	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (F	TO 040	4) Intervie	w Summary (F	PTO-413)				
	e of Draftsperson's Patent Drawing Review (F nation Disclosure Statement(s) (PTO-1449 or			No(s)/Mail Date of Informal Pat	∍ tent Application (PTC)-152)			
	r No(s)/Mail Date <u>04/21/2004</u> .	·		•					

Application/Control Number: 10/828,298

Art Unit: 2133

DETAILED ACTION

Page 2

Information Disclosure Statement

1. The Office Action cited in the information disclosure statement filed 09/01/2004 fails to comply with the provisions of 37 CFR 1.97, 1.98 and MPEP § 609 because it is not in English. It has been placed in the application file, but the information referred to therein has not been considered as to the merits. Applicant is advised that the date of any re-submission of any item of information contained in this information disclosure statement or the submission of any missing element(s) will be the date of submission for purposes of determining compliance with the requirements based on the time of filing the statement, including all certification requirements for statements under 37 CFR 1.97(e). See MPEP § 609 ¶ C(1).

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- Claims 1-10 are rejected under 35 U.S.C. 102(e) as being anticipated by Noda;
 Chosaku (US 6175686 B1).

35 U.S.C. 102(e) rejection of claims 1 and 2.

Noda teaches an error correction code ECC encoder which ECC-encodes main data to generate a plurality of ECC blocks, each of the ECC blocks comprising sectors and each of the sectors having an identifier (Figure 6 in Noda is an ECC Block comprising 16 recording sectors identified by numbers 0 to 15; Figure 7 in Noda is a recording sector comprising 13x182 bytes, that is, an ECC Block is comprised of 16 recording sectors and labeled with identifiers 0-16; col. 12, lines 20-27 and Steps S207 and S208 of Figure 11 in Noda teaches that each channel A and B are error correction encoded to form two ECC blocks one for each channel, each ECC block comprised of 16 recording sectors and labeled with identifiers 0-16, that is, the ECC blocks for channel A and B are generated separately in an identical fashion as would be the ECC block of Figure 6 in the Standard Format, the channel A and B ECC blocks are standard format ECC blocks; Error Correction Processing block S208A generates the channel A standard format ECC block and Error Correction Processing block S208B generates the channel B standard format ECC block; see S208A and S208B in Figure 19 of Noda for details); an interleaver which extracts and arranges the identifiers from ones of the ECC blocks to generate a recording block such that adjacent identifiers are of different ECC blocks (col. 12, lines 39-49 in Noda teach that the channel A and B standard format ECC blocks of Figure 6 are arranged as in Figure 14 to form an extended error correction for which the channel A and B standard format ECC blocks form 2 extended ECC subblocks; col. 12, lines 39-49 in Noda teaches that each of the 2 extended ECC sub-

blocks has its own inner and outer parity and, in fact, S208A and S208B in Figure 19 teach that ECC is generate separately and independently for each channel so that each extended ECC sub-block is an independent standard format ECC block; Note: in Figure 14, adjacent identifiers are of different standard format ECC blocks, hence any Channel Synthesis unit for implementing block S211 in Figure 19 of Noda is an interleaver which extracts and arranges the identifiers from ones of the ECC blocks to generate a recording block such that adjacent identifiers are of different ECC blocks); a modulating unit which modulates the generated recording block (S213 in Figure 19 of Noda); and a recording unit which records the modulated recording block (S213 in Figure 19 of Noda).

35 U.S.C. 102(e) rejection of claim 3.

Figure 14 in Noda teaches alternately and equally extracting and arranging the identifiers at predetermined intervals with the ECC-encoded main data included in the sectors corresponding to the arranged identifiers. In Figure 14, adjacent identifiers are of different standard format ECC blocks, hence any Channel Synthesis unit for implementing block S211 in Figure 19 of Noda is an interleaver which extracts and arranges the identifiers from ones of the ECC blocks to generate a recording block such that adjacent identifiers are of different ECC blocks.

35 U.S.C. 102(e) rejection of claim 4.

Figure 14 in Noda teaches interleaving in units of one or more rows.

Application/Control Number: 10/828,298

Art Unit: 2133

35 U.S.C. 102(e) rejection of claim 5.

Figure 14 in Noda teaches interleaving in units of at least a part of the sectors.

35 U.S.C. 102(e) rejection of claims 6 and 7.

Noda teaches an error correction code encoder to ECC-encode main data to generate first and second ECC blocks, each of the first and second ECC blocks comprising sectors and each of the sectors includes an identifier (Figure 6 in Noda is an ECC Block comprising 16 recording sectors identified by numbers 0 to 15; Figure 7 in Noda is a recording sector comprising 13x182 bytes, that is, an ECC Block is comprised of 16 recording sectors and labeled with identifiers 0-16; col. 12, lines 20-27 and Steps S207 and S208 of Figure 11 in Noda teaches that each channel A and B are error correction encoded to form two ECC blocks one for each channel, each ECC block comprised of 16 recording sectors and labeled with identifiers 0-16, that is, the ECC blocks for channel A and B are generated separately in an identical fashion as would be the ECC block of Figure 6 in the Standard Format, the channel A and B ECC blocks are standard format ECC blocks; Error Correction Processing block S208A generates the channel A standard format ECC block and Error Correction Processing block S208B generates the channel B standard format ECC block; see S208A and S208B in Figure 19 of Noda for details); an interleaver which arranges an identifier included in the first sector of the first ECC block as a first identifier (Sector No. 0 is an identifier included in the first sector of the first channel A standard format ECC block as a first identifier), arranges an identifier

included in the first sector of the second ECC block as a second identifier (Sector No. 1 is an identifier included in the first sector of the second channel B standard format ECC block as a second identifier), arranges an identifier included in the second sector of the first ECC block as a third identifier (Sector No. 2 is an identifier included in the second sector of the first channel A standard format ECC block as a third identifier), arranges an identifier included in the second sector of the second ECC block as a fourth identifier (Sector No. 3 is an identifier included in the second sector of the second channel B standard format ECC block as a fourth identifier), arranging identifiers included in the remaining sectors of the first and second ECC blocks with the same algorithm (see Sector Number 4-31 in Figure 14 of Noda), interleaves ECC-encoded main data in the first sectors of the first and second ECC blocks to sequentially correspond to the first arranged identifier and the second arranged identifier (Figure 14 in Noda teaches that block S211 is an interleaving means for interleaving ECC-encoded main data in the first sectors of the first channel A standard format ECC block and second channel B standard format ECC block to sequentially correspond to the first arranged Sector number identifier 0 and the second arranged Sector number identifier 1), interleaves ECC-encoded main data in the second sectors of the first and second ECC blocks to correspond to the third and fourth arranged identifiers (Figure 14 in Noda teaches that block S211 is an interleaving means for interleaving ECC-encoded main data in the second sectors of the first channel A standard format ECC block and second channel B standard format ECC block to correspond to the first arranged Sector number identifier 2 and the second arranged Sector number identifier 3), and interleaves ECC-encoded

main data included in the remaining sectors of the first and second ECC blocks with the same algorithm to generate a recording block (col. 12, lines 39-49 in Noda teach that the channel A and B standard format ECC blocks of Figure 6 are arranged as in Figure 14 to form an extended error correction for which the channel A and B standard format ECC blocks form 2 extended ECC sub-blocks; col. 12, lines 39-49 in Noda teaches that each of the 2 extended ECC sub-blocks has its own inner and outer parity and, in fact, S208A and S208B in Figure 19 teach that ECC is generate separately and independently for each channel so that each extended ECC sub-block is an independent standard format ECC block; Note: in Figure 14, adjacent identifiers are of different standard format ECC blocks, hence any Channel Synthesis unit for implementing block S211 in Figure 19 of Noda is an interleaver which extracts and arranges the identifiers from ones of the ECC blocks to generate a recording block such that adjacent identifiers are of different ECC blocks); a modulating unit which modulates the generated recording block; and a recording unit which records the modulated recording block (S213 in Figure 19 of Noda); and a recording unit which records the modulated recording block (S213 in Figure 19 of Noda).

35 U.S.C. 102(e) rejection of claim 8.

Figure 14 in Noda teaches alternately and equally extracting and arranging the identifiers at predetermined intervals with the ECC-encoded main data included in the sectors corresponding to the arranged identifiers.

Application/Control Number: 10/828,298

Art Unit: 2133

35 U.S.C. 102(e) rejection of claim 9.

Figure 14 in Noda teaches interleaving in units of one or more rows.

35 U.S.C. 102(e) rejection of claim 10.

Figure 14 in Noda teaches interleaving in units of at least a part of the sectors.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

- 1. Determining the scope and contents of the prior art.
- 2. Ascertaining the differences between the prior art and the claims at issue.
- 3. Resolving the level of ordinary skill in the pertinent art.
- 4. Considering objective evidence present in the application indicating obviousness or nonobviousness.
- 3. Claims 11 and 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Noda; Chosaku (US 6175686 B1) in view of Yonemitsu; Jun et al. (US 5793779 A, hereafter referred to as Yonemitsu).

35 U.S.C. 103(a) rejection of claims 11 and 12.

Noda substantially teaches the claimed invention described in claims 1-10 (as rejected above).

However Noda does not explicitly teach the specific use of EFM+ or NRZI.

Yonemitsu, in an analogous art, teaches use of EFM+ and NRZI (col. 4, lines 40-41 and block 20 in Figure 26 in Yonemitsu).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Noda with the teachings of Yonemitsu by including use of EFM+ and NRZI. This modification would have been obvious to one of ordinary skill in the art, at the time the invention was made, because one of ordinary skill in the art would have recognized that use of EFM+ and NRZI would have provided an incredibly clever way of reducing errors.

Double Patenting

The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. A nonstatutory obviousness-type double patenting rejection is appropriate where the conflicting claims are not identical, but at least one examined application claim is not patentably distinct from the reference claim(s) because the examined application claim is either anticipated by, or would have been obvious over, the reference claim(s). See, e.g., In re Berg, 140 F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); In re Goodman, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); In re Longi, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); In re Van Ornum, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); In re Vogel, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and In re Thorington, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) or 1.321(d) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent either is shown to be commonly owned with this application, or claims an invention made as a result of activities undertaken within the scope of a joint research agreement.

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

Page 10

4. Claims 1-10 provisionally rejected on the ground of nonstatutory double patenting over claims 1-10 and 34-43 of copending Application No. 10/124366. This is a provisional double patenting rejection since the conflicting claims have not yet been patented.

The subject matter claimed in the instant application is fully disclosed in the referenced copending application and would be covered by any patent granted on that copending application since the referenced copending application and the instant application are claiming common subject matter, as follows: both patents are claiming an optical medium for storing identical data structures.

Furthermore, there is no apparent reason why applicant would be prevented from presenting claims corresponding to those of the instant application in the other copending application. See In re Schneller, 397 F.2d 350, 158 USPQ 210 (CCPA 1968). See also MPEP § 804.

5. Claims 11 and 12 provisionally rejected on the ground of nonstatutory obviousness-type double patenting as being unpatentable over claims 1-10 and 34-43 of copending Application No. 10/124366 in view of Yonemitsu; Jun et al. (US 5793779) A, hereafter referred to as Yonemitsu).

Double Patenting rejection of claims 11 and 12.

Claims 1-10 and 34-43 of copending Application No. 10/124366 substantially teaches the claimed invention described in claims 1-10 (as rejected above).

However claims 1-10 and 34-43 of copending Application No. 10/124366 does not explicitly teach the specific use of EFM+ or NRZI.

Yonemitsu, in an analogous art, teaches use of EFM+ and NRZI (col. 4, lines 40-41 and block 20 in Figure 26 in Yonemitsu).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify claims 1-10 and 34-43 of copending Application No. 10/124366 with the teachings of Yonemitsu by including use of EFM+ and NRZI. This modification would have been obvious to one of ordinary skill in the art, at the time the invention was made, because one of ordinary skill in the art would have recognized that use of EFM+ and NRZI would have provided an incredibly clever way of reducing errors. This is a <u>provisional</u> obviousness-type double patenting rejection.

6. Claims 1-10 provisionally rejected on the ground of nonstatutory double patenting over claims 1-11 of copending Application No. 10/828297. This is a provisional double patenting rejection since the conflicting claims have not yet been patented.

The subject matter claimed in the instant application is fully disclosed in the referenced copending application and would be covered by any patent granted on that copending application since the referenced copending application and the instant application are claiming common subject matter, as follows: both patents are claiming an optical medium for storing identical data structures.

Furthermore, there is no apparent reason why applicant would be prevented from presenting claims corresponding to those of the instant application in the other copending application. See *In re Schneller*, 397 F.2d 350, 158 USPQ 210 (CCPA 1968). See also MPEP § 804.

7. Claims 11 and 12 provisionally rejected on the ground of nonstatutory obviousness-type double patenting as being unpatentable over claims 1-11 of copending Application No. 10/828297 in view of Yonemitsu; Jun et al. (US 5793779 A, hereafter referred to as Yonemitsu).

Double Patenting rejection of claims 11 and 12.

Claims 1-11 of copending Application No. 10/828297 substantially teaches the claimed invention described in claims 1-10 (as rejected above).

However claims 1-11 of copending Application No. 10/828297 does not explicitly teach the specific use of EFM+ or NRZI.

Yonemitsu, in an analogous art, teaches use of EFM+ and NRZI (col. 4, lines 40-41 and block 20 in Figure 26 in Yonemitsu).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to 1-11 of copending Application No. 10/828297 with the teachings of Yonemitsu by including use of EFM+ and NRZI. This modification would have been obvious to one of ordinary skill in the art, at the time the invention was made, because

one of ordinary skill in the art would have recognized that use of EFM+ and NRZI would have provided an incredibly clever way of reducing errors.

This is a <u>provisional</u> obviousness-type double patenting rejection.

Conclusion

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Joseph D. Torres whose telephone number is (571) 272-3829. The examiner can normally be reached on M-F 8-5.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Albert Decady can be reached on (571) 272-3819. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Joseph D. Torres, PhD Primary Examiner Art Unit 2133